Abstract: In this paper 16-bit multiplication is implemented using higher order compressors such as 4:3, 5:3, 6:3,7:3, 8:4, 9:4, 10:4, 11:4, 15:4 and a higher order compressor based efficient 16-bit ...
Abstract: Clock duty cycle is important in high-speed interface designs, as it directly impacts the transmitted data eye width, thereby increasing the deterministic jitter (DJ) of overall high-speed ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback